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I. INTRODUCTION
In [6] and motivated by the theoretical discussion on
physical realizations from [7], a new quantum gate library
(the NCV-|v1〉 library) for electronic design automation of
quantum circuits has been proposed. Here, qudits instead of
qubits are assumed, i.e. a basic building block which does not
rely on a two level quantum system but a (multiple-valued)
d-level quantum system is assumed. However, the descriptions
in [6] on the foundation of this new library remained brief.
This technical report provides an extended description of the
applied ideas and concepts.
II. REVERSIBLE GATES & CIRCUITS
A logic function f : Bn → Bm over inputs
X = {x1, . . . , xn} is reversible if and only if
• its number of inputs is equal to its number of outputs
(i.e. n = m) and
• it maps each input pattern to a unique output pattern.
Otherwise, the function is termed irreversible. In other words,
a reversible function represents a bijection.
A reversible function can be realized by a circuit
G = g1g2 . . . gd comprised of a cascade of reversible gates gi,
where d is the number of gates. Fanouts and feedback are not
directly allowed [1]. Several different reversible gates have
been introduced including the Toffoli gate [2], the Fredkin
gate [3], and the Peres gate [4]. In the following, we focus
on Toffoli gates which are universal gates, i.e. all reversible
functions can be realized by means of this gate type alone [2].
A multiple control Toffoli gate has a target line xj
and control lines {xi1 , xi2 , . . . , xik}. This gate maps
(x1, x2, . . . , xj , . . . , xn) to (x1, x2, . . . , xi1xi2 . . . xik ⊕
xj , . . . , xn). That is, the target line is inverted if all control
lines are set to 1; otherwise the value of the target line is
passed through unchanged. A Toffoli gate with no control
lines always inverts the target line and is a NOT gate. A
Toffoli gate with a single control line is called a controlled-
NOT gate (also known as the CNOT gate). The case of
two control lines is the original gate defined by Toffoli. For
brevity, we refer to a multiple-control Toffoli gate as a Toffoli
gate.
In the following, a Toffoli gate is denoted by the tuple
T (C, t) where C ⊂ X is the possibly empty set of control
lines and t ∈ X \ C is the target line. Note that the control
lines and unconnected lines pass through a gate unchanged.
For drawing circuits, we follow the established convention of
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Fig. 1. Reversible circuit
using the symbol ⊕ to denote the target line and solid black
circles to indicate control connections for the gate.
Example 1. Fig. 1 shows a reversible circuit composed of
n = 4 circuit lines and d = 4 Toffoli gates. This circuit
maps e.g. the input pattern 1111 to the output pattern 1000
(as shown in Fig. 1). Inherently, every computation can be
performed in both directions (i.e. computations towards the
outputs and towards the inputs can be performed).
III. QUANTUM GATES & CIRCUITS
The basic building block for a quantum computer is the
qubit. A qubit is a two level quantum system, described by a
two dimensional complex Hilbert space. The two orthogonal
quantum states |0〉 ≡
(
1
0
)
and |1〉 ≡
(
0
1
)
are used to represent
the values 0 and 1. Any state of a qubit may be written as
|Ψ〉 = α|0〉+β|1〉, where α and β are complex numbers with
the following condition |α|2 + |β|2 = 1. The quantum state
of a single qubit is denoted by the vector
(
α
β
)
. The state of
a quantum system with n > 1 qubits is given by an element
of the tensor product of the single state spaces and can be
represented as a normalized vector of length 2n, called the
state vector. The state vector is changed through multiplication
of appropriate 2n × 2n unitary matrices [1].
Since this allows an infinite number of qubit-values and cor-
responding operations, researchers defined proper models and
gate libraries in order to realize Boolean functions in quantum
logic. Here, the following two libraries are considered.
A. NCV-Library
The quantum gate library introduced by Barenco et al. [5]
is mostly applied in the development of design methods for
quantum circuits. Here, the following set of quantum gates is
considered:
• NOT gate T (∅, t): A single qubit t is inverted.
• Controlled NOT (CNOT) gate T ({c}, t): The target
qubit t is inverted if the control qubit c is 1.
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Fig. 2. State transitions for NOT, CNOT, V, and V† operations
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Fig. 3. Quantum circuit using the NCV gate library
• Controlled V gate V({c}, t): A V operation is performed
on the target qubit t if the control qubit c is 1. The
V operation is also known as the square root of NOT,
since two consecutive V operations are equivalent to an
inversion.
• Controlled V† gate V†({c}, t): A V† operation is per-
formed on the target qubit t if the control qubit c is 1.
The V† gate performs the inverse operation of the V gate,
i.e. V† = V−1.
More precisely, these gates transform the target qubit t as
specified by the unitary matrices
NOT = ( 0 11 0 ) ,V =
1+i
2
(
1 −i
−i 1
)
, and V† = 1−i
2
( 1 ii 1 ) .
If the input signals and all control lines are restricted to
Boolean values only, a 4-valued logic results where the
value of each qubit is restricted to one of {0, 1, v0, v1}
with v0 = 1+i2
(
1
−i
)
and v1 = 1+i2
(
−i
1
)
. Fig. 2 shows the
resulting transitions with respect to the possible NOT, V, and
V† operations. This is sufficient to realize every reversible
function as a quantum circuit [5]. Furthermore, this keeps the
gate library simple enough to become physically realizable. In
the following, this model is called NCV gate library.
Example 2. Fig. 3 shows a quantum circuit composed of n =
4 circuit lines and d = 6 quantum gates. This circuit again
maps e.g. the input pattern 1111 to the output pattern 1000,
but in contrast to the circuit from Fig. 1 quantum values and
quantum operations are utilized for this purpose.
B. NCV-|v1〉-Library
Although the Barenco gate model is universal, i.e. every
Boolean function can be represented by it [5], extensions of it
have been introduced recently. Here, we additionally consider
the quantum gate library introduced in [6] which is based
on the physical foundation from [7]. Here, qudits instead of
qubits are assumed, i.e. a basic building block which does
not rely on a two level quantum system, but a (multiple-
valued) d-level quantum system is assumed. Any state of a
qudit may be written as |Ψ〉 = c0|0〉+c1|1〉+ . . .+cd−1|d−1〉
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Fig. 4. Quantum circuit NCV-|v1〉 gate library
where ci for all i = 0, . . . , d − 1 are complex numbers such
that |c0|2 + |c1|2 + . . . + |cd−1|2 = 1. Similar to qubits, the
states of a qudit are represented by a state vector. The state
vector is changed through multiplication of appropriate unitary
matrices. In the case of an uncontrolled transformation the
dimension of the unitary matrices is d× d, in the case of an
controlled transformation the dimension is d2 × d2. However,
in contrast to a qubit, the controlled gates for qudits perform
the respective operation not when the control line is |1〉, but
rather when the control line is set to the value |d− 1〉.
In [7], a corresponding gate library for qudits has been
presented and physically realized. In [6], this model is adopted
with a 4-level logic, i.e. d = 4. The basic states in that order
are 0, v0, 1, and v1. As already explained, the controlled gates
are only transforming the target qudit if the value of the control
line is set to |d− 1〉 ≡ v1. We emphasize this fact by labeling
the control connections for the respective gates with v1.
The libary is composed of the three unitary gates (i.e. gates
without a control line) performing the NOT, V, and V†
operation as well as single-control versions of these gates.
More precisely, these gates transform the target qubit t as
specified by the unitary matrices
NOT =
(
0 0 1 0
0 0 0 1
1 0 0 0
0 1 0 0
)
,V =
(
0 0 0 1
1 0 0 0
0 1 0 0
0 0 1 0
)
,V† =
(
0 1 0 0
0 0 1 0
0 0 0 1
1 0 0 0
)
.
Again, restricting the inputs to Boolean values still allows
for the realization of any arbitrary reversible functions. In the
following, this model is called NCV-|v1〉 gate library.
Example 3. Fig. 4 shows a quantum circuit composed of n =
4 circuit lines and d = 5 quantum gates. This circuit performs
the same computation as the circuits from Fig. 1 and Fig. 3,
but is composed of gates from the NCV-|v1〉 introduced in [6].
IV. MAPPING REVERSIBLE CIRCUITS
TO QUANTUM CIRCUITS
Since any quantum operation can be represented by a uni-
tary matrix [1], each quantum circuit is inherently reversible.
Consequently, every reversible circuit can be transformed to
a quantum circuit. Motivated by this, synthesis of Boolean
components of quantum circuits is usually conducted in two
steps: First, the desired logic is synthesized as reversible
circuit. Afterwards, each gate of the resulting circuit is mapped
to a corresponding cascade of quantum gates. To this end and
depending on the addressed gate library, different mapping
schemes have been proposed.
A. Mapping to Gates from the NCV Library
Mapping of reversible gates to NCV gates has intensely
been considered in the past. Originally, Barenco et al. proposed
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(b) Mapping to gates from the NCV-|v1〉 library
Fig. 5. Mapping reversible circuits to quantum circuits
the initial mappings in [5]. Afterwards, further improvements
have been introduced e.g. in [8] and, more recently, in [9].
Example 4. Consider a Toffoli gate with two control lines
as shown in the left-hand side of Fig. 5(a). A functionally
equivalent realization in terms of gates from the NCV library
is depicted in the right-hand side of Fig. 5(a).
Similar mappings exist for Toffoli gates with more than
two control lines. But with increasing number of control
lines, the resulting quantum circuits become more expensive,
i.e. require more quantum gates. Furthermore, also the number
of the ancillarly lines, i.e. the number of circuit lines which
neither are a control line nor a target line, affect the size
of the resulting quantum circuit. To provide some numbers,
Table I(a) lists the respective costs for different Toffoli gate
configurations according to the current state-of-the-art NCV
mapping scheme introduced in [9].
B. Mapping to Gates from the NCV-|v1〉 Library
With the NCV-|v1〉 library, also a corresponding mapping
scheme has been introduced in [6]. This scheme fully exploits
the |v1〉-sensitivity of the control lines which enables a more
efficient mapping of reversible gates than the mapping to gates
from the NCV library. The general principle of this mapping
is illustrated by means of the following example.
Example 5. Consider a Toffoli gate with an arbitrary number
of control lines as shown in the left-hand side of Fig. 5(b). A
functionally equivalent realization in terms of gates from the
NCV-|v1〉 is depicted in the right-hand side of Fig. 5(b). First,
all control lines are |v1〉-sensitized, i.e. (v1-controlled) V-gates
are applied setting the values of the control lines to v1 iff they
all have initially been set to 1. By this, a v1-controlled NOT
gate ensures that the value of the target line is only flipped iff
all control lines have been set to 1. Afterwards, (v1-controlled)
V†-gates are applied to de-sensitize the control lines.
Using this scheme, every Toffoli gate T (C, xj) with xj ∈ X
and C ⊂ X\{xj} can be mapped to an equivalent cascade
of 2·|C|+1 NCV-|v1〉 quantum gates [6]. In comparison to the
mapping to gates from the NCV library, this is (1) significantly
more compact and (2) does not even require ancillary lines.
TABLE I
QUANTUM COSTS
(a) Using NCV library
Number of Ancillary Lines
1 2 3 4 5 6
N
u
m
be
r
o
fC
o
n
tr
o
lL
in
es
1 1
2 5
3 14
4 20
5 32
6 44
7 64 56
8 76 68
9 96 88 80
10 108 100 92
11 132 120 112 104
12 156 132 124 116
13 180 156 148 136 128
14 204 180 172 148 140
15 228 204 198 172 160 152
(b) Using NCV-|v1〉 lib.
Costs ∆
N
u
m
be
r
o
f
Co
n
tr
o
lL
in
es
1 1 0%
2 3 40%
3 5 64%
4 7 65%
5 9 72%
6 11 75%
7 13 77-80%
8 15 78-80%
9 17 79-82%
10 19 79-82%
11 21 80-84%
12 23 80-85%
13 25 80-86%
14 27 81-87%
15 29 81-87%
Table I provides a more precise comparison between these two
mappings. Note that the physical costs of the respective gates
may differ in the respective libraries. However, comparing the
number of elementary gates seem to be an acceptable abstrac-
tion until the physically realizations eventually advanced.
V. CONCLUSIONS AND FUTURE WORK
In this technical report, the ideas and concepts of the
NCV-|v1〉 library have been described in more detail. Note
thereby that this work as well as the previous contributions
in [7], [6] just provided a theoretical and conceptual discus-
sion on the applicability of the NCV-|v1〉 library. Physical
realizations and concepts on how to realize this library still
is subject to future work. This includes (1) direct realizations
of the qudits, (2) the emulation of qudits e.g. by existing
qubit-realizations, and (3) the compatibility to existing fault-
tolerant quantum error correction protocols . Accordingly also
questions on the implementation costs of the respective gates
are left for future work. Thus far and as common for other gate
libraries, we just applied the number of elementary quantum
gates as optimization criterion.
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